Banner

Media Processor

The C2 media processor architecture is optimized for rich media content delivered over broadband connections. The architecture is perfectly balanced between hardware and software with hardware acceleration of frequently-used low-level operations and software implementation of higher-level management tasks.

The architecture is composed of the following key components:

  • Application Processor
    • 32-bit RISC Architecture
    • Dual Core
    • Two hardware threads
    • Up to four instructions per cycle
  • Vector Unit
    • 256-bit register set
    • Integer and floating-point operations
    • Instruction set optimized for media
    • Shared between application processors
  • Entropy Processor
    • Programmable multi-codec bit-stream processing
    • Supports MPEG-2, MPEG-4, AVS, VC-1 (WMV-9), H.264 (CABAC and CAVLC) entropy algorithms
  • Motion Estimation Processor
    • Calculation of block motion vectors
    • MPEG-2, MPEG-4, VC-1 and H.264 search strategies
  • Codec Acceleration Processors
    • Acceleration of primitive video compression and decompression
    • H.264, MPEG-4, VC-1, MPEG-2 and AVS support to Full HD resolution
    • Offload the main processor while allowing great flexibility in operation

 

  • High applications processing performance
  • Broadest support for codecs used in rich media and broadcast applications
  • Decoding, encoding and transcoding capability
  • High bandwidth memory interface